Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 12737
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Integration verification

hardware

Hi,

I am new to the verification environment. I am having a little trouble understanding the integration verifiation environment. Can some one please explain with example how looking at the hardware module can I see which signals to verify?

 

Thankyou. 

  • Hello, and welcome to the wonderful world of Verification!

    Generally you should be thinking at a higher level than signals when you are considering what to verify.
    For integration verification you want to ensure that the design blocks are going to operate correctly as a system, so consider what the system is supposed to do, then design some tests that will both demonstrate the system working as intended, but also expose bugs in the way the system is built.

    It's not as simple as making sure all the signals are connected to the right place, as you may find design blocks just cannot fulfil the system requirements, even if the individual blocks are working properly.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.