Stats

  • Locked Locked
  • Replies 1
  • Subscribers 66
  • Views 13629
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

functional coverage result issue at the end of simulation

Bhabani

 I am running the system verilog simulation using ncverilog where functional coverage is enabled but I am not getting the functional coverage result.Neither at the end of simulation  it's generating any .ucdb file or printing the functional coverage result.

Please let me know what is the issue and what changes required in the script so that i get the functional coverage result.

 

Thanks

Bhabani

Parents
  • StephenH

    Perhaps you could share your code and the compile command with us, as we haven't perfected mind reading yet. ;-)
    You asked what changes to make in the script, but without the script that's rather difficult.

    My guess is that you didn't specify any of the coverage options when elaborating the design. Try the simplest one, which turns on all coverage (pick the one corresponding to your compile flow)

    • ncverilog +nccoverage+ALL
    • irun -coverage ALL
    • ncelab -coverage ALL
    Otherwise we'll need some more info from you...
    One other thought, did you remember to instantiate the covergroups?
Reply
  • StephenH

    Perhaps you could share your code and the compile command with us, as we haven't perfected mind reading yet. ;-)
    You asked what changes to make in the script, but without the script that's rather difficult.

    My guess is that you didn't specify any of the coverage options when elaborating the design. Try the simplest one, which turns on all coverage (pick the one corresponding to your compile flow)

    • ncverilog +nccoverage+ALL
    • irun -coverage ALL
    • ncelab -coverage ALL
    Otherwise we'll need some more info from you...
    One other thought, did you remember to instantiate the covergroups?
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.