Stats

  • Locked Locked
  • Replies 2
  • Subscribers 66
  • Views 14793
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to generate waveform for vcs simulator while executing a testcase in specman

Raviram80

Hi All,

 Can someone please tell me how can I generate a debussy file while running a testcase in specman

 

Thanks

  • StephenH

    I think there's a PLI/VPI shared library that you need to link into the simulator executable; it ships with the Debussy tool.

    Then I think that you have to put a $fsdbdumpvars() call into your Verilog code. The Debussy docs probably have the detail you need, but as Debussy isn't a Cadence product, I don't have access to the docs.

  • tpylant
    Debussy comes with $fsdb tasks that you link into the simulator and instantiate in your testbench. Check the Debussy documentation for more information.

    You can also use SimVision which is include with the IUS simulator and provides most of the same capabilities plus many advanced class debug capabilities.



    Tim

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.