• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. System Verilog rule file for HAL

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 66
  • Views 15019
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

System Verilog rule file for HAL

diablo
diablo over 14 years ago

hi all, 

I apoligize if my question is not relevant to this forum. I am using HAL for linting which comes with Cadence INCISIV 10.2. We  do  RTL design using system verilog construct. I looked at default built in rules for HAL. It has rules for only VERILOG and VHDL. Most of the verilog rules apply to system verilog as well, but there are numerous feature in system verilog which is shown as an error while linting via HAL. Is there a way to include system verilog rule? or is it not supported yet? Thanks for your time and help. 

  • Cancel
  • M Srikanth
    M Srikanth over 14 years ago

    HI,

        In the INCISIV 10.2 there are already built in rules for the systemverilog but not fully still need to be enchanced , for the list of supported systemverilog constructs you can refer the hal.pdf in your installation path in the pdf at page num 149 you can find the complete list of both supported and un-supported constructs.

     

    Thanks

    Srikanth M.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • diablo
    diablo over 14 years ago

     Thanks Srikanth for the info. I did find the list of systemverilog construct, it was helpful. While going through the default rule file using "haldefedit", i found rules definition distinctly for Verilog and VHDL and even mixed language. Are these systemverilog supported construct rule check are defined within Verilog rule definition? i was wondering whether there was a separate 'System Verilog" rule check i can incorporate in default hal rule file.

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information