Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 13553
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reading input files

EveBell

Hello,

Is there anyway that I can include a digital vector file in a verilog netlist file?

Thank you!

  • Are you talking about a file with each line representing a vector? For that you can use the readmem task to read it into a memory and then clock it out as needed.

     Tim

  • Hello again and thanks for your assistance!

    I would like to use Encounter to calculate power dissipation. Is it possible to use the verilog netlist generated for the Virtuoso schematic as the input file??? If not, how can this be accomplished? My layout is not being generated by Encounters synthesis tool, I'm using  Virtuoso.

    Again,

    Thx! 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.