Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 14926
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SimVision Assertions

pdar

I have an assertion along the lines of :

assert property( @(posedge clk) A |-> B );

When I run this on Cadence, I get that the assertion failed. Looking at the waveform (counter example), it shows that when A occurs on the negedge of the clock, Cadence is still checking to see if B happened. And when it doesnt, says the assertion has failed. Why is this happening and can it be fixed?

Parents

  • Hi pdar,

    the SVA property you paste is only evaluated at the posedge of the clk, it cannot cause a failure at the negedge of clk. When you say "SimVision Assertions" this implies that you run either our Simulator ncsim or our formal tool iev. Which?

     Can you share the log and waveform with us?

    Thanks,

    Joerg.

Reply

  • Hi pdar,

    the SVA property you paste is only evaluated at the posedge of the clk, it cannot cause a failure at the negedge of clk. When you say "SimVision Assertions" this implies that you run either our Simulator ncsim or our formal tool iev. Which?

     Can you share the log and waveform with us?

    Thanks,

    Joerg.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.