Stats

  • Locked Locked
  • Replies 0
  • Subscribers 66
  • Views 13953
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How do we interoduce multiple timescales?

ThinkTank

Hi ,

 

I am currently working on a TB which instantiates high speed driver /monitor whose timescale is 1ps/1fs.The same TB also instantiates the low speed host interface whose timescale is 1ns/1ns.Now the simulation timescale taken up is 1fs and when i do simple register read write testing one single tick of register write/read takes a very long time , hence increasing the average simulation time.I need to cut down the simulation time .

How do i verify the datapath that requires a smaller timescale while the host register read write which requires a higher time scale.I tried the following however this solution did not work.

In my Makefile i put a +define+TIMESCALE+"LOW" directive

I then selected a higher /lower timescale based on LOW in the Testbench files however i still get the timescale as 1fs which is too small.

Please suggest a solution

 

Regards,

Pooja

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.