• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Gate level Simulation

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 66
  • Views 15973
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Gate level Simulation

Mandate
Mandate over 13 years ago

Hi All,

I am using Candence IES tool, and also new to cadence tools.

What are the inputs required for GATE level simulation (after synthesis)?

I have standard library file in .v format and .v netlist. Is this enough for gate level simulation?

Please help me in this

Thanks, Sam

  • Cancel
Parents
  • Mandate
    Mandate over 13 years ago

     Hi Tim,

    With testbench I tried simulatiing the synthesiszed netlist without SDF file. It gave approximately 0.7ns clock to q delay. I think, it is taking only the gate delay from the standard cell library and It doesn't have the net or path delay.

    Would like to know whether my understanding is correct?

    Is SDF file output of synthesis process -  Cadence Encounter(R) RTL Compiler ?

    Very much appreciate your reply

    Thanks,

    Sam

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Mandate
    Mandate over 13 years ago

     Hi Tim,

    With testbench I tried simulatiing the synthesiszed netlist without SDF file. It gave approximately 0.7ns clock to q delay. I think, it is taking only the gate delay from the standard cell library and It doesn't have the net or path delay.

    Would like to know whether my understanding is correct?

    Is SDF file output of synthesis process -  Cadence Encounter(R) RTL Compiler ?

    Very much appreciate your reply

    Thanks,

    Sam

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information