• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. ncsim without any optimization

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 15442
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ncsim without any optimization

beatsonline
beatsonline over 13 years ago
Hi, I want to run my behavioral model using ncsim without any optimization. I look at different option like -linedebug , -access +rwc but none will stop all the optimization like modelsim does with -novopt. Is there any equivalent option is NCSIM? I want to do this because my simulation is giving different results in optimized and non-optimized case using modelsim. What could be main reason? Thanks!!
  • Cancel
Parents
  • TAM1
    TAM1 over 13 years ago

    99% of the issues like this are due to race-conditions in the Verilog model. If you have access to an account on support.cadence.com, do a search for "Race Conditions". There is an Application Note that explains what might be going on in your simulation. If you have an issue where the order in which events occur in a timestep affects the simulation results, removing more optimizations may not solve it since Verilog doesn't enforce any particular event order for its signal transitions.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • TAM1
    TAM1 over 13 years ago

    99% of the issues like this are due to race-conditions in the Verilog model. If you have access to an account on support.cadence.com, do a search for "Race Conditions". There is an Application Note that explains what might be going on in your simulation. If you have an issue where the order in which events occur in a timestep affects the simulation results, removing more optimizations may not solve it since Verilog doesn't enforce any particular event order for its signal transitions.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information