Stats

Locked Locked
Replies 0
Subscribers 65
Views 319
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Unwanted "X" coming during re-simulation with vector

Hi,

We are creating vectors with vcd files. If we re-run the simulation we are seeing few "X" on the signals which in turn causing simulation fail.

Location of signal going "X" is,

At the synchronizer input we are seeing logic high input for two clocks, for the first cycle synchonizer is able to give correct output but for second clock instead of giving logic high output we are getting X .

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.