Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 14721
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Generation of EVCD file for Verilog-AMS

Anky

Hi,

 

Testbench developed in verilog-AMS and uses wreal as a ports and internal signals.

When It's tried to generate EVCD for design ports with $dumpports() gives error related to "Wreal is not supported".

I am using IUS 10.2 version. I need EVCD for vector generation for tester.

 

Please help me out.

Thanks in advance.

Regards,

Ankit 

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.