Stats

Locked Locked
Replies 0
Subscribers 65
Views 12656
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Verification of concurrent modules with IFV

Hi guys,

This is my first post. So, I hope I'm writting it in the correct place.

I need a help to verify two concurrent modules (A and B) instantiated in a top module (Top). The concurrent modules implements a state machine and I want to verify if a given signal is 1, the module A is on state x and B is on state y. Is this possible?

Currently I can verify isolated modules using vunit. I defined the default clock and I wrote a set of properties for each module. But I can't write properties of two design units. I tried to use the inherit option with the verif_unit_name defined on the vunit of the modules A and B, but unsuccessfully.

Thanks in advance,

My regards,

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.