• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. UVM_REG backdoor access

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 14989
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

UVM_REG backdoor access

sega
sega over 12 years ago

Hi , 

     I am trying to implement register backdoor access with user defined register backdoor by extending uvm_reg_backdoor.

 

        class peri_reg_backdoor extends uvm_reg_backdoor

            virtual task write(uvm_reg_item rw);

       $root.top.DUT.reg = 8'h41;

            endtask  

        endclass 

      when i  am compile this code it is showing error

      illegal location for a hierarchical name (in a package). 

      I want to know what is the overcome for this issue in IUS.

 

Thanks in advance

sagar 


 

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information