Stats

Locked Locked
Replies 1
Subscribers 64
Views 13307
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

need help in formal verification with IEV tool

Hi Iam using IFV 12.20.007.Iam trying to pass constraint for a design,What is the procedure to give give constraint such if statement.

Ex: i have condition to be satisfied iam using if statement for that if(my condition are true) then constraint should be given

Thanks

Bharath

Parents

StephenH over 12 years ago

Use an implication (trigger) clause, like you would for an assertion.
assume always (condition) -> (rest-of-constraint);
Cancel
Vote Up 0 Vote Down

Cancel

Reply

StephenH over 12 years ago

Use an implication (trigger) clause, like you would for an assertion.
assume always (condition) -> (rest-of-constraint);
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.