Stats

Locked Locked
Replies 0
Subscribers 65
Views 12878
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Binding vhdl output ports and sv assertion module input ports in cadence simulator

Hi,

Is there a way to bind vhdl outputs with my SV checker module input ports? And also how do i access vhdl ports from my sv testbench?

Thanks,Rajay

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.