Stats

  • Locked Locked
  • Replies 2
  • Subscribers 64
  • Views 13408
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

which all signals need to be initialized in a module

BharathECE

Hi

 Iam doing formal verification,Iam getting so many signals unitialized.Iam not understanding which signals we should initialize.How to know which signals we should initialize in a module.

Parents

  • Hi

     Thanks for the reply,

     

    Its true this question was nothing related to IFV.Actually in any design we need to have some signals initialized as per design after reset process completed.

    That we can do by doing signal force. These things need to be discussed with designer of particular block/module.

     

    Thanks

    Bharath 

     

Reply

  • Hi

     Thanks for the reply,

     

    Its true this question was nothing related to IFV.Actually in any design we need to have some signals initialized as per design after reset process completed.

    That we can do by doing signal force. These things need to be discussed with designer of particular block/module.

     

    Thanks

    Bharath 

     

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.