Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 13238
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SystemVerilog Assertions: Property Library

Paulo Pinzani

 Hi Everyone!

Im new in this whole SV Assertions world, and Im having some troubles trying to define a "property library". Basically, what I want to do, is to have all my properties definitions in a separate file, and to have the assert property ... setences in a separate file, in order to use the one property in more than one assertion file.The problem is thatI cant find a way to acces to the property definition from the assertion file.

Is there any way to achieve this? Because all the documentation I have seen, have the property declaration and the assert directive in the same file.

Thank You,
Paulo

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.