Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 1660
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Managing "delta" delays with VHDL/PSL

moogydmaxim

Hi,

We are using VHDL flavour PSL with a VHDL design, and are seeing assertion failures due to VHDL delta delays.

I read that SystemVerilog has solved this problem by checking all assertions in a new simulation phase. Is there any way of forcing ncsim to do this for a VHDL design?

Thanks,

Steven

  • I think from the silence so far you can pretty much infer the answer the answer to your question. The PSL assertion language does not specify when it executes and thus is subject to delta-cycle types of race conditions. There is no easy way to force the simulator to use any particular cycle for its evaluations.Selecting an early or late clock edge for the assertion is really the only control that you have.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.