• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. probe internal DUT signals

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 66
  • Views 15230
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

probe internal DUT signals

pravintavagad
pravintavagad over 12 years ago

How to probe DUT(VHDL) internal signals for white box coverage??

Regards,

Pravin 

  • Cancel
  • shalem7
    shalem7 over 12 years ago

    Hi Pravin,

    ncsim command to probe the DUT(VHDL) Internal sinals is

    ncsim >probe -create : -all -variables -database waves

    :  defines scope

    waves   is database name

    -all -variables probes all objects including variables in the specified scope and in all sub-processes.

    Thanks,

    Shalem

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information