Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 12770
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How can I transfer a integer variable from verilog to VHDL?

victorhan

Hi Candence:

How can I transfer a integer variable from verilog to VHDL?

As the code shows bellow:

tb_top is verilog module;

vhdl_top and bellows are vhdl module.

module tb_top;

integer i;

$nc_force("tb_top.vhdl_top:ocmem:memarry[i]" , #data[i]);

endmodule

The ERROR message is:

expecting a integer index i.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.