• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. interconnect check with PSL

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 13299
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

interconnect check with PSL

bjerkely
bjerkely over 11 years ago

Hi all,

 I want to check interconnectivity among several IP blocks(in VHDL and Verilog) with PSL vunits. However I have a problem in binding. As I understand, i can bind the vunit to only one entity. But for interconnect check, I need port signals from both entities(IPs) so that I can continiously compare them. I can achieve this with SVA using SystemVerilog interfaces, but in PSL I am stuck.

 Thanks for your help in advance,

 BJ

 

 

  • Cancel
  • ckomar
    ckomar over 11 years ago

    Hi BJ,

     The problem you face is likely how to specify out-of-module references. This can be done with nc_mirrors. This way you can "bind" to one entity but see any entity/module signal via the mirror call.  That said, I did want to mention that Cadence has a pre-packaged verification app that addresses this problem directly. You can get more info on this verification app in a few ways

    1) contact your local AE

    2) watch a webinar about the solution: https://www.cadence.com/cadence/events/Pages/registration.aspx?eventid=516

    3) review the Rapid Adoption Kit found on http://support.cadence.com.   Under "Resources" you will see "Rapid Adoption Kits". Clicking the "SOC and IP level Functional Verification" link you see a kit for "SoC Connectivity Application" 

     Thanks,

    Chris 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information