Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 13307
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

CPF Simulations: Excluding PSL vunits

moogydmaxim

Hi,

I have a PSL vunit attached to my top level module (via PROPDIR), and this vunit contains some signals to implement some simple modelling.

The top level module is in a switchable power domain, and at the moment, when the power is removed, the PSL vunit is also "turned off". Are there any available options that exclude PSL vunints from CPF simulations?

FYI - the design language is VHDL and 13.20-p002

Thanks,

Steven

  •  Hi Steven.

    I'm not sure what you mean by "exclude PSL vunits from CPF simulations". Do you simply want to not simulate the PSL if you're running with CPF? Or do you want to keep the PSL active during power shut-off?

    Assertions can be turned off completely with the Tcl command "assertion -off -all". This may not be ideal as disabling the assertions might hide some bug related to mistakes in the CPF, even if non-CPF sims are functionally correct.

    I don't think there's any point in keeping PSL active if it's in a switchable domain that's off, since all the signals will be corrupted to X during shut-off.

     

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.