Stats

Locked Locked
Replies 4
Subscribers 66
Views 14239
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

UVM Sequence

Tudor Timi over 11 years ago

What you did here is constrain all 3 transactions to have exactly the same values for ch_sel, mod_sel and adstt. The way it works is that you have your value of c_ch_sel declared as a field in the sequence (I guess, since you don't show it). This gets randomized when the sequence is started and keeps its value. Afterwards you say that all your items that you start should have their ch_sel equal to c_ch_sel. If you want them to have different values for the 3 fields do this:
virtual task body();
repeat(3) begin
`uvm_do(req)
end
endtask
Cancel
Vote Up 0 Vote Down

Cancel
DesignVerif over 11 years ago

yes
Cancel
Vote Up 0 Vote Down

Cancel
Tudor Timi over 11 years ago

Not really sure what you mean. If you do what you showed you'll just override the body() of your base sequence with that of your derived sequence. What is it exactly that your trying to achieve (in plain words, not code)?
Cancel
Vote Up 0 Vote Down

Cancel
DesignVerif over 11 years ago
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.