• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Mapping Libraries

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 13535
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Mapping Libraries

Swimteam
Swimteam over 11 years ago

 I have a vhdl code that has the following lines:

 

library ieee;

use ieee.std_logic_1164.all

 

library encode_8b10b;

library decode_8b10b;

 

The Cadence simulator is complaining about the encode_8b10b and decode_8b10b libraries:

"logical library name must be mapped to design library.

 

I tried putting the following into the cds.lib file:

define encode_8b10b ./INCA_libs/worklib

define decode_8b10b ./INCA_libs/worklib

 

That did not seem to work.

Anyone know how to map these libraries?

 

Thanks

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information