Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 13598
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Gate level simulation with netlist and other RTL files

sidharth1990

Hi,

In my top level environment there are several modules are instantiated and one of the module is replaced by netlist.

i am facing  *F,INTERR: INTERNAL EXCEPTION.

Netlist should be top file or it can be instantiated inside other module. 

Pls help me.

Thanks

Sidharth 

  • If you get an INTERR message you need to do what it tells you in the log, namely file a support ticket at http://support.cadence.com/ and send them the *.err file that the log told you to send to Cadence. You will need to inform the support AE which Incisive version you are using, and give them enough detail to understand the problem. The message you posted above is so abbreviated that I can't even tell which stage of the flow it's failing in.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.