Stats

Locked Locked
Replies 0
Subscribers 65
Views 12623
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Assertion detect WORNG fell of line due to gated clock

Assertion detect *WORNG* fell of line due to gated clock

Simulation assume line was high and on the posedge of clock the line is constant low and detect it as FELL and assertion is active due to that and cycle after fail!

assert property ( @(posedge TxByteClkHS) disable iff(!rst_sys_n)

$fell(TxRequestHS) |=> $fell(TxReadyHS) );

Tought to add ##1 cycle delay before every assertion, but the solution is not very good.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.