• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Disabling single signals in expression coverage?

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 65
  • Views 15662
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Disabling single signals in expression coverage?

cmautner
cmautner over 10 years ago

I am running expression coverage on a design. There are many ATPG multiplexers implemented in RTL, such as

wire signal = aptg_mode ? something : something_else;

Expression coverage complains that, since atpg_mode is always 0 in RTL simulations, the ternary expression is only 50% tested. Is there something I can do about it? Like, a pragma that tells the coverage scoring that atpg_mode is considered to be constant '0'?

  • Cancel
  • StephenH
    StephenH over 10 years ago

    The "set_com" command in your coverage control file should do this for you.

    Here's a small example:

    module flop (input clk, rst, scan, d, output q);
    bit q_;
    assign q = scan ? d : q_;
    always @(posedge clk)
      if (rst)
        q_ <= 1'b0;
      else
        q_ <= d;
    endmodule

    module tb;
    bit clk, rst, d, q;
    flop flop1(.clk(clk), .rst(rst), .scan(1'b0), .d(d), .q(q));
    initial
    begin
      rst=1'b1;
      #5 clk=1'b1; #5 clk=1'b0;
      rst=1'b0;
      #5 clk=1'b1; #5 clk=1'b0;
      d=1'b1;
      #5 clk=1'b1; #5 clk=1'b0;
      d=1'b0;
      #5 clk=1'b1; #5 clk=1'b0;
    end
    endmodule

    ## flop.ccf
    set_com -log
    select_coverage -e -module flop
    set_assign_scoring
    set_expr_scoring -all

    Run with "irun -covfile flop.ccf flop.sv tb.sv, then we do a quick & dirty check in IMC:

    Instance name: tb.flop1
    Type name: flop
    File name: flop.sv
    Number of covered expressions: 2 of 2
    Number of uncovered expressions: 0 of 2
    Number of excluded expressions: 2
    Number of unreachable expressions: 0

    index  | grade         | line   | expression                                         
    -------------------------------------------------------------------------------------
    1.1    | 100.00% (2/2/2) | 15     | scan ? d : q_                                      

    index: 1.1 grade: 100.00% (2/2/2) line: 15 source: assign q = scan ? d : q_;

    scan ? d : q_
    <1->   <2> <3>

    index     | hit   | rval | <1> <2> <3>
    ---------------------------------------
    1.1.1     | 1     | 1    | 0   -   1   
    1.1.2     | IGN   | 1    | 1   1   -   
    1.1.3     | 1     | 0    | 0   -   0   
    1.1.4     | IGN   | 0    | 1   0   -   

    You see the two lines where scan==1 show as "IGN" for ignored, and the grade is 100%.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • cmautner
    cmautner over 10 years ago

    Steve,

    thanks for your response.

    Unfortunately it does not seem to help me, since atpg_mode is a signal that is driven from a flop inside the circuit.

    The set_com command appears to apply only to signals that are explicitly constant (assign sig = 1) and not those that simply do not toggle in the simulation.

    But, if set_com would apply to all signals that do not toggle, coverage analysis would report an overly optimistic (aka useless) toggle coverage.

    I really need a way to explicltly list those signals that I want to be ignored.

    thanks!

    christian.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • StephenH
    StephenH over 10 years ago

    You can ignore named (or pattern-matched) signals from toggle coverage, but I don't believe this will have any effect on expression coverage, because the ignore is simply saying you don't care about the toggle, not that you expect it to be stuck at a certain value.

    You might wish to consider using the formal coverage reachability app; this takes a simulation (merged) coverage database, and produces a cover property for each uncovered block / expression / toggle. The formal engine then looks to see if it's even possible to reach that hole given any kind of stimulus. If formal says the line can't be reach by any means, it automatically creates ignore marks for you. It works really well, even for quite large designs that you might not normally consider for formal.

    Depending on how the D input to your scan control flop is driven you might need a simple constraint to prevent the scan mode being enabled.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • cmautner
    cmautner over 10 years ago

    My apologies for never responding to this.

    So this is what I ended up doing:

    `ifdef COVERAGE_SIMULATION
      assign atpg_mode = 0;
    `else
      assign aptg_mode = atpg_mode_reg;
    `endif

    This was pretty much the only way that ended up working for me.

    Thanks for your help, Stephen!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information