• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. About timing precision of sdf file simulated in ncsim

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 16205
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

About timing precision of sdf file simulated in ncsim

daxingxing
daxingxing over 10 years ago
Hello Every,
Thank you for your kindness in advance.

Here is my problem

I find my  ncsim can only simualte the sdf file in precision of 10ps (round to 10ps)
For exampe,This is a simple BUF sdf information:
[syntax=verilog](CELL
  (CELLTYPE "BUFCLKHD30X")
  (INSTANCE U10)
  (DELAY
    (ABSOLUTE
    (IOPATH A Z (0.263:0.266:0.266) (0.257:0.259:0.259))
    )
  )
)[/syntax]

When I observe the timing sequence in simvision window, I found the simulator will round the IOPATH delay to 270ps when Z transfering from 0 to 1 because of the changing of A.


In my sdf file the Timescale (unit) is 1 ns. And in my testbench is 1ns/1ps. And according the tools documentation from cadence, the default timing precision of sdf elaberating/compiling is 1fs. I think that means we do not need to set any precision relating compiler option (like sdf_precision 1ps) in ma case. (BTW, I have tried such complier option, but help nothing).

How can I watch/oberseve a delay of 266ps from my simvision waveform window? Mnay thanks.!
My ncsim version is IES 2012, I thnik it was "latest" enough.

Many thanks.

  • Cancel
  • Mickey
    Mickey over 10 years ago

    Could it be that the verilog for the buffer cell does not have a timescale directive and therefore the timescale being used for this cell is being inherited from the file compiled prior to it?

    try adding  "-timescale 1ns/1ps" to your elaboration.   The elaborator will then use this timescale for any files that do not have a specified timescale.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • daxingxing
    daxingxing over 10 years ago

    Hi Mickey,

    Thank you very much! You are much much much clever!

    Yes the problem is in the standard cell verilog file the time resolution is 1ns/10ps!!!

    Thank you very very much!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information