• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Bind interface UVM issue

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 15058
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Bind interface UVM issue

Nhatt
Nhatt over 10 years ago

Hi everyone
I use bind to connect to a internal interface defined on  module top_tb:


bind dut.wt_clock_mux_glitch_free wt_clock_mux_if wt_clk_mux_if0(
.clk1(clk1),
.clk2(clk2),
.rst_b(rst_b),
.wt_clk_sel(wt_clk_sel_r), 
.wclk(wclk)
);

but I got an error:

ncelab: *E,CUVHNF (./wdt_top_tb.sv,48|64): Hierarchical name component lookup failed at 'dut.wt_clock_mux_glitch_free'.
irun: *E,ELBERR: Error during elaboration (status 1), exiting.

I need some advices, 
Thank you!

  • Cancel
  • Nhatt
    Nhatt over 10 years ago
    I fiexed it, I typed wrong name of instance wt_clock_mux_glitch_free_inst. For true is dut.wt_clock_mux_glitch_free_inst
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information