Stats

Locked Locked
Replies 2
Subscribers 65
Views 14048
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

cover property evaluation error

mahee424 over 9 years ago

Hi,

I've written the following cover property;

property p1;

@(posedge clk) (data == 2'h2) ##[1:6] (data1 == 2'h2);

endproperty

always@(posedge clk) cover property (p1);

When it hits first time true then afterwards the cover property is not evaluating further. It evaluates only once.

Can anybody help in this regard?

regards,

mahee

StephenH over 9 years ago

There is no error here. Cover properties by default aren't evaluated once they have been completed, in order to improve simulation speed. You can force the simulator to always evaluate the properties by adding the following irun switch: -abvrecordcoverall.
Cancel
Vote Up 0 Vote Down

Cancel
mahee424 over 9 years ago

Thanks Stephen...the switch is working fine and i observed some reduction in simulation speed which is intended.
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.