• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Jasper connectivity check

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 65
  • Views 24925
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Jasper connectivity check

sraghapx
sraghapx over 9 years ago

** Did not find forum for Jasper tool. Filing here **

I am writing rules for connectivity app. Here, I am interested to write rule for a signal that is input to a module. It is expected to go through a flop stage and then come out. So, essentially, a delayed signal.

My rule looks like this:

CONNECTION,propogate_delay,,propogate_s1,,opropogate_s1
LATENCIES,,0,0,1,0

Based on my understanding, I assume that the signal output is delayed

In the above case, Jasper tool is taking condition that was defined before the above 2 lines.

I am not clear how condition comes into picture in case of latency of a signal.

Can someone clarify?

  • Cancel
Parents
  • sraghapx
    sraghapx over 9 years ago

    CrazyForFormal,

    I actually read CDNS article. It shows an example as follows:

    In fact, my question where is Alias allowed and not allowed. Where is SV/Verilog Macros allowed and not allowed.

    If Jasper simply in verbatim replicates certain portion of the rule as SVA then I guess Veriog/SV macros should be ok.

    I need further information on this.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • sraghapx
    sraghapx over 9 years ago

    CrazyForFormal,

    I actually read CDNS article. It shows an example as follows:

    In fact, my question where is Alias allowed and not allowed. Where is SV/Verilog Macros allowed and not allowed.

    If Jasper simply in verbatim replicates certain portion of the rule as SVA then I guess Veriog/SV macros should be ok.

    I need further information on this.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information