Stats

Locked Locked
Replies 1
Subscribers 65
Views 16175
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ADDRESS Mapping issue in RAL in UVM

mahee424 over 9 years ago

Hi,

I've the following declaration in reg_block;

class reg_block extends uvm_reg_block;

.....................

i2c_map = create_map("i2c_map",'h0,'h1,UVM_LITTLE_ENDIAN);

i2c_map.add_reg(u_ControlReg1,8'h00,"RW");

i2c_map.add_reg(u_ControlReg2,8'h01,"RW");

.........

lock_model();

endclass

During simulation,I observed the following issue;

UVM_WARNING /home/moduru/Documents/samples/uvm_ex/uvm_lib/CDNS-1.2/sv/src/reg/uvm_reg_map.svh(1633) @ 0: reporter [RegModel] In map 'm_i2c_reg_block.i2c_map' register 'm_i2c_reg_block.u_ControlReg2' maps to same address as register 'm_i2c_reg_block.u_ControlReg1': 'h1

Please let me know how to resolve this?

regards,

omahee

mahee424 over 9 years ago

Hi,

The thing happening for the above issue is;
Since the register size is 16 bit wide; we've to configure register_map n_bytes to 'h2 instead 'h1.

After doing this change the above WARNING goes off.

regards,
omahee.
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.