Stats

Locked Locked
Replies 0
Subscribers 66
Views 13752
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Create System Verilog library

Hi everyone,

I finally finish the model of my circuit in System Verilog. There are digital parts and analog parts, it's composed by 15 .sv file and one testbench. Now I would know if is possible to create a library of my model with this files. That means create a unique file, easy to edit, with the possibility of edit the parameter. I don't care if isn't a unique file, the important thing is create the library

Thank you very much for the future answers...

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.