Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 14208
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to map tests in vsif to vPlan items

designer

 Hi All,

anybody has experience with mapping tests to vPlan in vsif file?

I am using the vManager Client (15.20.s010)! In the vsif file I use the attribute vplan_ref to map a test to a TC item in the vPlan. It looks like below:

       test my_test {make_args: "cpu=ON"; sv_seed: random; count: 4; vplan_ref: DOORS_A.SysTS.A_TS_Vplan_Export/A.SysTS-105/A.SysTS-106/A.SysTS-633/A.SysTS-107;};

When the  regression is finished, I load the vPlan in GUI (Analysis part)! But the test is not mapped? the configuration file for coverage has below commands:

select_coverage -all
set_com -log set_com.log
select_functional -imm_asrt_class_package

and in the session log file I see the below attribute is set by vManager

      BRUN_VPLAN_REF="DOORS_A.A_TS_Vplan_Export/A.SysTS-105/A.SysTS-106/A.SysTS-633/A.SysTS-107"; export BRUN_VPLAN_REF

Appreciate your comments!

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.