Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 14742
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem with #(delay) in assign statement

SimhanAnalog

While trying to model combinational delay in systemverilog the following was observed.

The below code didn't work

assign #(50ps) b = a;

b was always x state.

But the below code works

parameter real del = 50ps;

assign #(del) b = a;

I feel this is a bug in irun.

File: systemverilog

irun argument -TIMESCALE 1s/1ps

Version irun: 15.20-s008

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.