Stats

Locked Locked
Replies 0
Subscribers 65
Views 12896
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

NCSIM problem during functional simulation with Vivado

Hi all,

I have a design in Xilinx Vivado 2017.2. The design work well with Vivado simulator and on board.

But when I simulate the design with NCSIM(Version 15.20.026), interconnect give Decode error during first register access from an AXI Master. There is no error in simulation flow (compile & elaborate). I used same design & test bench for both Vivado and NCSIM simulation.Also I have compiled the libraries and mapped during simulation.

I know this information is very limited. What could be a primary reason for this problem?

Regards

Anjo

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.