• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Simulation time increase?

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 14553
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Simulation time increase?

Sparsh Gupta
Sparsh Gupta over 6 years ago

I have added some coverpoints to my testbench, which hare getting sampled at every posedge. This has increased my simulation time 10x time. Is this a fairly likely occurrence? Or, there is a way to optimize this.

  • Cancel
Parents
  • StephenH
    StephenH over 6 years ago

    It's certainly not impossible that you could make the simulation run much slower like this, but without any information about how your coverpoints are defined, how complex (or not) the rest of your code is, it's impossible to know if 10x is reasonable or not. Generally it's a bad idea to sample coverpoints on every clock; typically you should only sample when there is something valid to sample. E.g. for an address bus, you would only want to sample on the cycles where the address is actually used by the DUT.

    Having lots of complex bin declarations might slow the simulator down, but again there isn't any generic formula to say how much performance impact your code would have!

    Since you most likely don't want to share all your code here, why not get your local Cadence AE to visit and review your code with you? The AE team has lots of experience writing and reviewing coverage code so they should be able to give you some guidance.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • StephenH
    StephenH over 6 years ago

    It's certainly not impossible that you could make the simulation run much slower like this, but without any information about how your coverpoints are defined, how complex (or not) the rest of your code is, it's impossible to know if 10x is reasonable or not. Generally it's a bad idea to sample coverpoints on every clock; typically you should only sample when there is something valid to sample. E.g. for an address bus, you would only want to sample on the cycles where the address is actually used by the DUT.

    Having lots of complex bin declarations might slow the simulator down, but again there isn't any generic formula to say how much performance impact your code would have!

    Since you most likely don't want to share all your code here, why not get your local Cadence AE to visit and review your code with you? The AE team has lots of experience writing and reviewing coverage code so they should be able to give you some guidance.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Tudor Timi
    Tudor Timi over 6 years ago in reply to StephenH

    In my experience with huge coverage models, containing many bins, I didn't necessarily notice a decrease in simulation performance, but a huge increase in the duration of the final coverage dump step (after simulation has ended). Sampling too often is a more likely culprit.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information