Stats

Locked Locked
Replies 2
Subscribers 65
Views 17714
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Disable VHDL assert using xrun

NabilE over 6 years ago

Hi,

I am trying to disable VHDL assert but I was not able to find the option used by xrun to do that.

Anyone can help ?

Thanks.

Nabil

PS: following an example of the code implemented and its message:

assert(now - timeADXC >= tAVAV)
report "(Address valid to next address valid time violation (tAVAV = 70/90 ns) !!)"
severity warning;

ASSERT/WARNING (time 8329528909571 FS) from process testbench.prom_NCS0_1:timingCheck_process (architecture work.m29w800d_msb:behavior)
(Address valid to next address valid time violation (tAVAV = 70/90 ns) !!)

StephenH over 6 years ago

Try the Tcl command: "assertion -off -vhdl -all". If you only want to turn off specific VHDL assertions, instead of -all use the full name of the assertion.
Cancel
Vote Up +1 Vote Down

Cancel
NabilE over 6 years ago

Thanks Stephen,

That works fine for me.

Nabil
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.