• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. How to effectively browse verilog source in Cadence

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 66
  • Views 14409
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to effectively browse verilog source in Cadence

DonVerilog
DonVerilog over 6 years ago

Hi,

I know simvision can trace do source/load driver tracing but I believe it is more aimed at actual value tracing more than "browsing" through the code. I.e. I am looking for a Verdi style tracing, where it is easy to stop at module boundaries, the hierarchical panel on the left tells me where I am, etc. I find it really useful in seeing the bigger picture with regards as architecture, interconnections b/w modules and so on. In Simvision I just get lost when moving across boundaries, I could never find a way to make it work the way Verdi does. I am not sure I am using the right tool for the job?

Thanks

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago
    This is posted in the wrong place - the Feedback, Suggestions and Questions forum is for issues with the forums themselves, not for technical questions. I'll move this to a more suitable technology-specific forum where hopefully you'll get an answer.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • DonVerilog
    DonVerilog over 6 years ago in reply to Andrew Beckett

    thanks Andrew, can you please provide me with the link to the new post ? Rgds

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago in reply to DonVerilog

    It's not a new post - it's the same post, just moved into the right forum. Look at the top of the page, you'll see this is now in the Functional Verification forum. So you posted in the link for the right forum.

    Andrew.

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information