Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 11294
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to avoid rounding during the force of a real variable

dumetrijus

Hi,

I'm trying to force a real variable in ADC model with 6 digits after decimal point. However what I can see that sometimes variable is rounded on 5 digits, and sometimes it isn't. I can find any pattern when it's rounded. In the following screenshot I connected by red lines values where rounded doesn't happen. Yellow and green lines mark that rounding happen.

I have few ADC instances, with two channels (odd and even). Every cannel has 2 inputs - a and b input.

So, Is there any way to debug this issue? Why sometimes rounding happens and sometimes it doesn't?

xcelium_18.09.009

Forcing mechanism - $xm_force(forced_path, $sformatf("%0f", adc_input_voltage_real));

Thanks,

Marko

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.