• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. How to avoid the rounded variable in simulation?

Stats

  • Locked Locked
  • Replies 0
  • Subscribers 65
  • Views 7546
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to avoid the rounded variable in simulation?

Makka Pakka
Makka Pakka over 3 years ago

Hallo

I have set a variable for the frequency of a input source, and than give a value in ade assembler.  After the simulatoin, i awared, that the simulator has rounded my value for the variable. 

My input value for the frequency variable is 107421875, 517578125, 771484375 and 4970703125 Hz. but in the plot view, all frequency are rounded, how can i avoid that to achieve a accurate value? thanks.

  • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information