• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. flattening a module

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 65
  • Views 2212
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

flattening a module

SM20241203604
SM20241203604 8 months ago

Is there a way to flatten a module completely and use it in other simulations. I have a problem with submodule conflicts and each block uses a different submodule with same names.

Thank you.

  • Cancel
  • StephenH
    StephenH 8 months ago

    You might want to try using libraries (xrun -makelib) and a SV config block to manage this and avoid the conflicts. Searching for makelib/reflib/config on our support page should provide a fair amount of guidance!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information