• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. *E,CUVUNF - Hierarchical name component lookup failed

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 65
  • Views 2387
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

*E,CUVUNF - Hierarchical name component lookup failed

dasheksh
dasheksh 6 months ago

Hi,

I have a for generate loop(named for block) - which instantiates modules 2 times, something like this

generate 

for() begin : acc

//module instance 

//I have to make a connection to make which is coming as an out of inst0 to inst1

end

endgenerate

//so I was trying to connect like this

//assign acc[0].inst.a = var[0];

//assign acc[1].inst.a = out[0]; // This comes as an output from acc[0].insta.out

But I come across the above mentioned error - If anyone could answer could be helpful.

Thanks in Advance

  • Cancel
  • tpylant
    tpylant 6 months ago

    I'm unsure what you're trying to do with the assigns. However, this code does work without error:

    module inst;
      logic a;
    endmodule

    module test;
    generate
      genvar i;
      for(i=0; i<2; i++) begin : acc
        inst inst ();
      end
    endgenerate

    assign acc[0].inst.a = acc[1].inst.a;
    //assign acc[1].inst.a = out[0]; // This comes as an output from acc[0].insta.out

    endmodule

    Tim

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • dasheksh
    dasheksh 6 months ago in reply to tpylant

    Thanks for the reply tpylant 

    what if we have to access a port list

    module inst(a,b);

    input logic a;

    output logic b;

    endmodule

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • tpylant
    tpylant 6 months ago in reply to dasheksh

    Did you try it? I didn't have a problem.

    module inst(input a, output b);
    endmodule

    module test;
    wire [1:0] in, out;

    generate
    genvar i;
      for(i=0; i<2; i++) begin : acc
        inst inst (in[i], out[i]);
      end
    endgenerate

    assign acc[0].inst.b = acc[1].inst.a;
    assign acc[1].inst.b = acc[0].inst.a;

    endmodule

    Tim

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • dasheksh
    dasheksh 6 months ago in reply to tpylant

    Hi Tim,

    I see, Somehow I see a problem at my end when I try to access variable inside port list.

    Let me deep dive more. As of now I used a workaround to move forward.

    -Shek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information