Stats

  • Locked Locked
  • Replies 0
  • Subscribers 64
  • Views 529
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Introducing your forum moderator, Ross Weber(weberrm)

archive

Ross Weber from Unisys (user name weberrm) will be managing this forum as your Formal Analysis expert. Ross will be promoting forum discussions through posts on topical industry issues, as well as ensuring your questions are answered in a timely manner.

Help Ross make this a useful forum by adding your insights and expertise.

Ross Weber biography:
Ross Weber is a Senior Hardware Engineer for Unisys Corporation where he has 8 years of experience in ASIC design and verification for Unisys’ Enterprise Server products. Ross has worked with many of the Cadence verification tools, as well as the application and core competency engineers at Cadence during his tenure. Ross has significant experience with using the Incisive Formal Verifier tool, and championing widespread adoption of Formal Analysis throughout Unisys.


Originally posted in cdnusers.org by Administrator

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.