• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. How to debug HAL check error messages?

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 15489
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to debug HAL check error messages?

archive
archive over 18 years ago

Hi,

I am trying to verify a VHDL-verilog mixed design with IFV 5.83-s003.  When I am trying to compile all the modules and entities, I am getting several error messages of the following kind,

halcheck *E, STDPKG (filename): The IEEE package 'std_logic_arith' should not be used.
USE IEEE.std_logic_arith.ALL;

halcheck: *E, RTLNOP (filename): Primitive instances are not expected in an RTL design.
mu1udp #0 MUX2_UDP0 (Y,S,A,B);

I have identified that there is one verilog file which when added to the .f file creates this problem. Otherwise, formalbuild goes through well. However, as soon as I add this file, errors are flooded regarding the other VHDL files in the design. I cannot change the design and rectify these problems. I have to verify the design the way it is. What is the solution to this? Is there any way to disable HAL checks or change the severity from 'Error' to 'Warning' so that the formalbuild goes through?

Thanks in anticipation.


Originally posted in cdnusers.org by bijitm
  • Cancel
  • archive
    archive over 18 years ago

    Go ahead and contact a Cadence AE regarding this issue.  It will be your best course of action at this time.

    Regards,

    JB


    Originally posted in cdnusers.org by jb
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi,

    You can turn off these HAL checks by switching these off in a local HAL definitions file and passing this local definitions file to 'ifv'. The local definitions file will be as follows:

    local.def:
    -----------------------
    include default

    params STDPKG {off}
    params RTNOP {off}
    ----------------------

    % ifv [other_options] +haldefines+./local.def

    Hope this helps!


    Originally posted in cdnusers.org by kanwars
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • archive
    archive over 18 years ago

    Hi,

    You can turn off these HAL checks by switching these off in a local HAL definitions file and passing this local definitions file to 'ifv'. The local definitions file will be as follows:

    local.def:
    -----------------------
    include default

    params STDPKG {off}
    params RTLNOP {off}
    ----------------------

    % ifv [other_options] +haldefines+./local.def

    Hope this helps!


    Originally posted in cdnusers.org by kanwars
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information