Stats

  • Locked Locked
  • Replies 2
  • Subscribers 65
  • Views 14651
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

what is dynamic verification?

archive

hi,
can anybody let me know dynamic verification in verilog and information about the coverage probes in verilog.


Originally posted in cdnusers.org by thirmalrao
  • archive

    Hello:

    Dynamic verification you mentioned should refer to "Testbench Simulation". Designers can verify the functional correctness of DUV (Design Under Verification) by using dynamic simulation environment (including drivers, monitors, BFMs, reference models, etc) along with testbenches.

    There're several different coverages can evaluated for design/environment in verilog: code coverage (including line coverage, toggle coverage, FSM state/transition coverage, branch coverage, etc.), functional coverage (assertion based), stimulus coverage, etc.

    You can find more details in those books talking about Verilog HDL or workshops provided by Cadence.

    Darrow


    Originally posted in cdnusers.org by darrowchu
  • archive

    Thank you Darrow


    Originally posted in cdnusers.org by thirmalrao

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.