Stats

Locked Locked
Replies 0
Subscribers 64
Views 12807
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Introducing Your Forum Moderator, Nitin Sharma (nitin_sharma)

Nitin Sharma will be managing this forum as your System Verilog expert. He will be promoting forum discussions through posts on topical industry issues, as well as ensuring your questions are answered in a timely manner.

Help Nitin make this a useful forum by adding your insights and expertise.

Nitin Sharm biography

Nitin Sharma is currently the verification lead at MIPS. He has 7 years of microprocessor verification experience using multiple verification languages and methodologies. Before MIPS Nitin worked in a number of companies around the world, working on microprocessor verification, system on chip verification and software development. Nitin has a B Tech degree in Electrical Engineering from Indian Institute of Technology, New Delhi, India.

Originally posted in cdnusers.org by Administrator

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.