Stats

Locked Locked
Replies 11
Subscribers 64
Views 17483
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Whats new in IUS5.83 systemverilog support ? when will it be released ?

I just started to experiment with ncsim 5.7 +systemverilog and I'm very disappointed with the current support.. I tried running AVM examples and was not able to execute even the simple ones with ncsim.. I'm really curious to know if the next release will be supporting parametrized mailboxes and queues supporting complex data types..

Also how does URM compare to AVM or VMM ?

Originally posted in cdnusers.org by mirzani

Parents

archive over 18 years ago

Hi all,

I am curious to inquiry, when will IUS59 be released? And how about its SystemVerilog improvement?

Best regards,
Davy

Originally posted in cdnusers.org by davyzhu
Cancel
Vote Up 0 Vote Down

Cancel

Reply

archive over 18 years ago

Hi all,

I am curious to inquiry, when will IUS59 be released? And how about its SystemVerilog improvement?

Best regards,
Davy

Originally posted in cdnusers.org by davyzhu
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.