• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. SystemVerilog DPI in NCSim?

Stats

  • Locked Locked
  • Replies 13
  • Subscribers 64
  • Views 25057
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

SystemVerilog DPI in NCSim?

archive
archive over 18 years ago

Hi all, Because it will take some time waiting download IUS583, I tried to use SystemVerilog DPI (mostly imported functions). I heard that Synopsys can simply include C file in file list with SystemVerilog file and run simulation. But Cadence NC seems need C code compile and link to a lib. I have read the NCsim document and find a switch "-sv_lib". But I cannot find a simple example. Is there any step by step tutorial about how to compile, link and run SystemVerilog DPI C file in NCsim? Best regards, Davy


Originally posted in cdnusers.org by davyzhu
  • Cancel
Parents
  • archive
    archive over 17 years ago

    I have to plan a verification environment where I can use some existing C++ ref Model code.I want to use System C libraries for that purpose. Only confusion I have is that, How can I drive and monitor HDl signals from System C? I saw some posting in cdnusers mentioning SC_MODULE signals being connected to Verilog signals, however, i don't know where to get more on this. A pointer for documentation will be helpful. Also, does this SystemC connectivity comes in NC verilog license? Is this free i.e. comes with NC verilog or need to buy a separate license for doing this. Also, earlier we had testbuilder which worked well with C++ in my earlier company but now I dont see testbuilder anymore. Please help me out in this. Thanks,
    vikas


    Originally posted in cdnusers.org by vikask
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 17 years ago

    I have to plan a verification environment where I can use some existing C++ ref Model code.I want to use System C libraries for that purpose. Only confusion I have is that, How can I drive and monitor HDl signals from System C? I saw some posting in cdnusers mentioning SC_MODULE signals being connected to Verilog signals, however, i don't know where to get more on this. A pointer for documentation will be helpful. Also, does this SystemC connectivity comes in NC verilog license? Is this free i.e. comes with NC verilog or need to buy a separate license for doing this. Also, earlier we had testbuilder which worked well with C++ in my earlier company but now I dont see testbuilder anymore. Please help me out in this. Thanks,
    vikas


    Originally posted in cdnusers.org by vikask
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information