• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Functional Verification
  3. Transaction level modelling ?

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 64
  • Views 16372
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Transaction level modelling ?

archive
archive over 18 years ago

Hi , I have confusion regarding transaction level modelling.can someone explain it with an example? what exactly is transaction level modelling & how it can be achieved using system verilog? -thanks -Manmohan


Originally posted in cdnusers.org by mssajwan
  • Cancel
Parents
  • archive
    archive over 18 years ago

    Hi Manmohan,

    I am not aware of a SystemVerilog TLM example, but the Incisive Plan to Closure Methodology (IPCM) offers a TLM example in SystemC, which you might find interesting as a starting point. Apart from useful documentation, you will also find extensive code examples that highlight the TLM principles. If possible, I strongly recommend you to consider SystemC as a modeling language, as it was designed purely for that purpose.

    If anyone is aware of a SystemVerilog TLM example, please let us know.


    Originally posted in cdnusers.org by iraklis
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • archive
    archive over 18 years ago

    Hi Manmohan,

    I am not aware of a SystemVerilog TLM example, but the Incisive Plan to Closure Methodology (IPCM) offers a TLM example in SystemC, which you might find interesting as a starting point. Apart from useful documentation, you will also find extensive code examples that highlight the TLM principles. If possible, I strongly recommend you to consider SystemC as a modeling language, as it was designed purely for that purpose.

    If anyone is aware of a SystemVerilog TLM example, please let us know.


    Originally posted in cdnusers.org by iraklis
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information